This paper presents the design and analysis of a high speed broadband divide-by-2 frequency divider. The proposed divider is a dynamic source-coupled logic(DSCL
According to the requirements of the bus terminal regulator,a linear regulator with 3-A source-sink current ability is presented.The use of the NMOS pass transi