论文部分内容阅读
文章介绍了一种新的嵌入式SIMD协处理器地址产生器。该地址产生器主要完成地址计算和协处理器指令的场抽取功能。为了提高协处理器的性能,地址产生器中设计了新的传送路径。该传送路径能够不通过地址产生器中的ALU而把数据送入寄存器中,这个传送路径能够减少ldN指令的一个延迟周期。在SMIC0.18微米标准库单元下,该地址产生器的延迟能够满足周期为10ns的协处理器。
The article introduces a new embedded SIMD coprocessor address generator. The address generator finishes address calculation and field extraction of coprocessor instructions. In order to improve coprocessor performance, a new transmission path has been designed in the address generator. The transfer path can send data to the register without going through the ALU in the address generator, which can reduce the latency of an ldN instruction. Under the SMIC 0.18 micron standard library cell, this address generator has a delay capable of satisfying a co-processor cycle of 10 ns.