Can peel strength predict the structural integrity of the adhesive bond between the copper and lamin

来源 :2004春季国际PCB技术/信息论坛 | 被引量 : 0次 | 上传用户:bhc880913
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
The structural integrity of a printed circuit is for the most part dependant upon the adhesive bond between the copper component and the resin glass laminate. A failure mode is normally a delamination between a copper component and the laminate. To enhance this bond, PCB fabricators treat the bond site of the copper, I.e. the side of the copper that is to be laminated to the prepreg, with a chemistry that enhances this bond. For many years this enhancement was provided by the so-called "Black oxide pre-treatment", more recently suppliers have developed a second-generation treatment referred to as "Alternative Oxides". An issue, which has confronted the industry for sometime, is to define a quantitative measurement that will be a reliable index of the likelihood that a particular PCB structure will suffer a delamination when exposed to a thermal event. The technique, which has been used for many years, is referred to as peel strength. Several test methods are available for this measurement in IPC_650. The purpose of this paper is to analytically compare the structural integrity of these treatments and quantify the relationship between peel strength vs. alternative thermal testing techniques. The alternative methods will include internal stress testing (1ST), thermal cycling (- 25℃ to +125 ℃/number of cycles) and thermal mechanical analysis (T-260) and this data will be compared to peel strength data on various industrial laminates.
其他文献
There are two common techniques for testing the lifetime of printed circuit boards (PCBs) under environmental thermal stress: the well established thermal cycling test (TCT, e.g. IEC 68, JESD22-A104-B
对现今的线路板行业而言,随着其产品的精细化,制程的高速化以及高分子材料的广泛应用,其生产加工制程因静电的影响所导致的良品率下降的问题越来越明显。本文介绍了静电、静电放电(ESD)的定义、相关概念和静电的产生机理,详细分析了静电对PCB品质的影响,并给出了进行静电控制的基本原则及实现方法。
Today, more than ever, an AOI process requires both inspection and verification process to produce effective, cost saving results to drive maximum yield. Verification In Parallel Technology (VIP in sh
The performance of automated optical inspection (AOI) systems is constantly progressing toward the ultimate goal of detecting 100% of real defects with no false alarms. Still, until this goal is reach
随着电子行业的迅速发展,集成电路的集成度逐步提高,电路的工作速度越来越快,信号的传输速度和频率也越来越高,因而出现了阻抗匹配问题,高频信号和高速数字信号的传输对特性阻抗匹配要求越来越严格。本文主要对单端阻抗印制板生产、测试过程中积累的数据和经验进行总结,并对特性阻抗的影响因素进行分析,对阻抗的变化规律和过程控制中采取的一些措施进行阐述,给业界人士提供一个参考。
With the electronics industry rapidly moving to lead-free soldering and requirements for long term reliability of the assembly becoming more critical, fabricators and OEMs must determine the most cost
The European Commission has adopted the RoHS directive(Restriction of the Use of Crtain Hazardous Substances in EEE-2002/95/EC,27th January 2003)The European Commission has adopted the RoHS directive(
本文通过设计并实施不同的试验方案,找到了导致板面镀层不均匀的原因.然后通过对电铜缸的清洗以及对电镀药液的碳处理,基本上解决了板面镀层不均匀和镀层不良两大问题.
Over the past year there has been consistent growth in the use of high Phosphorous - electroless Nickel / immersion Gold (HP - ENIG) as a final finish. The finish is now frequently being used for PBGA
本文从油墨塞孔的工艺方法、塞孔的程度、对位几个方面进行了讨论,对根据用户特殊要求开发的新工艺进行简单的介绍。